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Abstract 
We investigate the origin of the hysteresis observed in the transfer characteristics of back-gated field-
effect transistors with an exfoliated MoS2 channel. We find that the hysteresis is strongly enhanced by 
increasing either gate voltage, pressure, temperature or light intensity.  Our measurements reveal a step-
like behavior of the hysteresis around room temperature, which we explain as water-facilitated charge 
trapping at the MoS2/SiO2 interface. We conclude that intrinsic defects in MoS2, such as S vacancies, 
which result in effective positive charge trapping, play an important role, besides H2O and O2 adsorbates 
on the unpassivated device surface. We show that the bistability associated to the hysteresis can be 
exploited in memory devices.  
 
 
Introduction 
Molybdenum disulfide (MoS2) has recently become one of the most popular semiconductors from the 
family of the transition metal dichalcogenides [1]. Its bulk form consists of a stacking of two-
dimensional layers, which are weakly bounded by van-der-Waals interactions. Each MoS2 layer is 
actually formed by three atomic planes, with the Mo plane sandwiched between two S planes. Similar 
to graphene, the weak interlayer bonding enables monolayer MoS2 cleavage, either by scotch-tape or 
liquid-phase exfoliation [2]. For larger scale production, chemical vapor deposition (CVD) from heated 
S and MoO3 powders has become the standard production method [3]. The MoS2 bandgap can be 
controlled by the number of layers: Bulk MoS2 has an indirect bandgap of 1.2 eV while monolayer 
MoS2 has a direct bandgap of 1.8 eV [4]. The large bandgap, combined with mechanical flexibility, 
makes MoS2 suitable as channel in field effect transistors (FETs) for logic applications. Indeed, MoS2 
devices on SiO2/Si substrates with On/Off current ratio up to 108 have been reported [5-8].  However, 
the carrier mobility achieved in these devices remains limited to values more than a factor 10 below the 
theoretical phonon-limited value of 410 𝑐𝑚2𝑉−1𝑠−1 on SiO2 [9, 10], even when the mobility is 
enhanced by suppressed Coulomb scattering via dielectric screening in high-k materials deposited on 
top of the MoS2 [11-13]. The low mobility has been mainly ascribed to short range scattering caused 
by structural defects, such as S vacancies and grain boundaries, or other forms of disorder related to the 
substrate, such as Coulomb traps, remote polar phonons and surface corrugations [14, 15].   
The direct bandgap favors light absorption/emission and renders MoS2 suitable for optoelectronic 
applications [16] in photodetectors [17-18], light emitters [19] or photovoltaic cells [20, 21].  In 
particular, MoS2 phototransistors have shown persistent photoconductivity, whose origin has been 
attributed both to intrinsic or extrinsic causes. The intrinsic effect consists in photocharge trapping in 
localized band-tail states of MoS2 [22, 23], while extrinsic causes include photocharge trapping in 
residues and adsorbates deposited on the top or bottom MoS2 surface. Trap states can be created by 
dangling bonds in the underlying dielectric [23, 24], while top trap states are mainly caused by adsorbed 
moisture and oxygen molecules [25] or processing residues. A phenomenon related to the persistent 
photoconductivity, which is also related to charge transfer/trapping, is the hysteresis observed in the 
transfer characteristics of MoS2 transistors. Hysteresis appears when gate voltage sweeps result in right 
or left shift of the transfer characteristic, with subsequent change of the transistor threshold voltage. 
Such phenomenon has been reported in several field effect devices based on nanostructured materials, 
such as carbon nanotube networks [26], single nanotubes [27] or graphene [28-30]. Hysteresis is in 
general an unwanted effect, which makes the transistor parameters dependent on the gate voltage sweep 
range, direction and time, and on the loading history. Therefore, it should be minimized or eliminated 
to improve the device stability and reliability. Nevertheless, hysteresis can be conveniently exploited to 
fabricate memory devices [28, 31-33].  
The strong dependence on the gate voltage suggests that the hysteresis originates from charge 
redistribution under the gate electric stress, which can result in charge transfer, charge trapping or 
charge polarization.  Despite the agreement on this general framework, the details of the mentioned 
mechanisms are still under debate. Some groups have suggested that charge traps are located at the 
interface between the MoS2 and the SiO2 [23, 34-36], other studies have shown that the 
adsorption/desorption of gases on the exposed MoS2 surface by high vacuum or temperature annealing 
strongly affects  the  trapping process [37-42], while a recent work [43], besides the extrinsic factors, 
identifies the intrinsic charge transfer and trapping in sulfur vacancies or in other structural defects of 
the MoS2 [44, 45] as the dominant cause of hysteresis.  
In this paper, we fabricate back-gated, exfoliated-MoS2 transistors and we investigate the effects of gate 
voltage stress and environmental conditions. Our study confirms that hysteresis is enhanced by O2 or 
H2O molecules adsorbed on the device surface and can be quenched by reducing the pressure or the 
temperature. Our experimental findings suggest that hysteresis is strongly related to water, which 
facilitates charge transfer and trapping, and is favored when thermally-generated or photogenerated 
minority carriers (holes) become available in the n-type MoS2 transistor. We suggest that intrinsic 
defects such as S vacancies or other interfacial states, which result in effective positive charge trapping, 
are an important cause of hysteresis. 
 
Experimental methods 
The fabrication of the devices (Figure 1 (a)) started with the mechanical exfoliation of MoS2 flakes on 
heavily p-doped Si substrate (0.01 − 0.05 Ω 𝑐𝑚 resistivity), covered by thermal oxide with 𝑡𝑆𝑖𝑂2 =
285 𝑛𝑚 thickness. Before placing the markers needed for subsequent lithographic steps, the silicon 
substrate was cleaned with acetone and isopropanol using ultrasonic cleaner for 3 and 10 min, 
respectively. Monolayer MoS2 flakes were selected by optical microscopy and confirmed by micro-
Raman spectroscopy (Renishaw inVia, 532 nm wavelength). Figure 1(b) shows the 𝐸2𝑔
1  and 𝐴1𝑔 Raman 
modes, with ~19.5 𝑐𝑚−1 peak separation, which is the typical signature of monolayer MoS2 [46]. 
Contact leads were patterned in a four-probe configuration by electron beam lithography and standard 
lift-off of evaporated Ni(5 nm)/Au(50 nm) films. The four leads enable multiple source/drain choices 
and four-probe measurements to eliminate any effect of the contact resistance [47]. No annealing was 
applied after the lift-off process and the device top surface remained air-exposed. 
 
 
Figure 1. (a) Optical image of a monolayer MoS2 flake (highlighted by dashed white lines) contacted 
with Ni/Au leads; the inset shows the schematic cross-section of the back-gated FET. (b) Raman 
spectrum of the MoS2 flake. 
 
Since low contact resistance (≤ 1 𝑘Ω μm) is achieved with evaporated Ni on MoS2 [13, 47], for 
transistor characterization, we typically adopted the two-probe configuration in voltage bias or 
sweeping mode. For the measurements discussed in the following, we used the innermost leads, labelled 
as 2 and 3 in Figure 1(a), as the source and the drain, and the heavily doped substrate as the gate of the 
transistor. Electrical measurements were performed in a Janis ST-500 cryogenic probe station 
connected to a Keithley 4200-SCS semiconductor parameter analyzer. If not otherwise stated, 
measurements were performed at atmospheric pressure, room temperature and in darkness.  
  
Results and discussion  
The linear current-voltage output characteristics, 𝐼𝑑𝑠 – 𝑉𝑑𝑠, which are plotted in Figure 2(a) for several 
gate biases, 𝑉𝑔𝑠, indicate ohmic contacts and transport in the near equilibrium regime (low 𝑉𝑑𝑠). The 
channel resistance is clearly gate modulated. The effect of the gate is fully characterized by the 𝐼𝑑𝑠 – 𝑉𝑔𝑠 
transfer characteristic of Figure 2(b), where the current at the drain bias 𝑉𝑑𝑠=30 mV is displayed both 
in linear and logarithmic scale. The FET behaves as an n-type MOS in depletion mode (normally-on 
transistor), indicating that the MoS2 channel is n-doped. Native n-doping is commonly attributed to the 
omnipresent electron-donating sulfur vacancies especially present in exfoliated MoS2 [15, 48-50], even 
though the n-doping character of sulfur vacancies has been disputed [51]. Alternatively, Re impurities, 
often present in natural MoS2, have been proposed as another important n-type dopant [51].  
 
 
  
Figure 2. (a) I𝑑𝑠 – V𝑑𝑠 output characteristics of MoS2 back-gated FET.  (b) I𝑑𝑠 – V𝑔𝑠 transfer 
characteristic at V𝑑𝑠  =  30 mV with current in logarithmic and linear scale, and linear and parabolic 
fitting curves. (c) I𝑑𝑠 – V𝑔𝑠 transfer characteristics for various V𝑑𝑠 with current in logarithmic and linear 
scale.   
 
The polarity of a FET is determined by the type of charge carriers that can be injected from the source 
contact into the semiconductor channel. Accordingly, the widely reported n-type behavior for MoS2 
FETs [15, 52] has been interpreted as Fermi level pinning close to the conduction band edge of MoS2, 
resulting from the metal-MoS2 interaction. Such pinning favors electron injection through negligible 
Schottky barrier and suppresses hole transport by the formation of a large hole Schottky barrier [53, 
54]. A p-type behavior can be achieved in MoS2 FETs using high-workfunction metal contacts, such as 
MoOx with x<3 [54], or by exploiting substitutional acceptors such as niobium [48] in Nb/Pd contacts 
[55]. Figure 2 (a) and (b) support the hypothesis of alignment of the Fermi level near the conduction 
band edge of MoS2, given the n-type behavior and the negligible Schottky barrier for electrons. 
The current in logarithmic scale shows an On/Off ratio greater than 107 and an exponential transition 
from the subthreshold to the conduction region corresponding to a subthreshold swing (which is the 
inverse of the slope of the straight line fitting the blue-circle curve in Figure 2 (b)) 
𝑆 = (
𝑑𝑉𝑔𝑠
𝑑(𝑙𝑜𝑔𝐼𝑑𝑠)
 ) ≈
380 𝑚𝑉
𝑑𝑒𝑐𝑎𝑑𝑒
. 
The current in linear scale (black squares) has a quadratic dependence on 𝑉𝑔𝑠 despite the device is at 
low 𝑉𝑑𝑠, which is the triode region,  where traditional FETs exhibit a linear dependence both on 𝑉𝑑𝑠 and 
𝑉𝑔𝑠. This feature appears also at other 𝑉𝑑𝑠 biases, as shown in Figure 2 (c), and is very common in 
literature [34, 37, 41], although rarely highlighted. The device behaves as it was in saturation, i.e. in the 
region where the current is limited by source injection. In this scenario, the quadratic 𝐼𝑑𝑠 − 𝑉𝑔𝑠 curve is 
related to the electron injection rate from the contacts, which is affected by the gate. We can model such 
a feature by introducing a 𝑉𝑔𝑠 dependent mobility: 𝜇 = 𝜇𝑉(𝑉𝑔𝑠 − 𝑉𝑡ℎ). Consequently, we express the 
FET channel current in the triode region as:  
𝐼𝑑𝑠 = 𝜇𝑉𝐶𝑜𝑥
𝑍
𝐿
 (𝑉𝑔𝑠 − 𝑉𝑡ℎ)
2
𝑉𝑑𝑠 
where μV is expressed in 𝑐𝑚
2𝑉−2 𝑠−1, 𝐶𝑜𝑥 = 𝜀𝑆𝑖𝑂2 𝑡𝑆𝑖𝑂2⁄ = 1.21 · 10
−8 𝐹𝑐𝑚−2 is the capacitance per 
unit area of the SiO2 gate dielectric, 𝐿 = 2.2 𝜇𝑚 and 𝑍 = 6.4 𝜇𝑚 are the channel length and width, 
respectively, and 𝑉𝑡ℎ is the threshold voltage. From the quadratic fit shown in Figure 2 (b), we extract 
𝑉𝑡ℎ = −6.2 𝑉  and 𝜇𝑉 = 0.23 𝑐𝑚
2𝑉−2𝑠−1, which corresponds to a mobility 𝜇 = 3.7 𝑐𝑚2𝑉−1𝑠−1 at 
𝑉𝑔𝑠 = 10 𝑉. We notice that the usual approach with the mobility evaluated as 𝜇 =
1
Cox
L
𝑍
 
1
𝑉𝑑𝑠
𝑑𝐼𝑑𝑠
𝑑𝑉𝑔𝑠
,  where 
𝑑𝐼𝑑𝑠
𝑑𝑉𝑔𝑠
 is the slope of a linear fit of the 𝐼𝑑𝑠 – 𝑉𝑔𝑠   curve (olive-dashed straight line in Figure 2 (b)), yields 
the slightly higher value 𝜇 = 6.2 cm2𝑉−1𝑠−1. The mobilities obtained from the 𝐼𝑑𝑠 – 𝑉𝑔𝑠   curves of 
Figure 2 (c) at different 𝑉𝑑𝑠  have similar values. Mobilities in the range 0.05 − 50 𝑐𝑚
2𝑉−1𝑠−1  are 
common in FETs with MoS2 monolayer channel on SiO2 [38, 56-59] and are caused by 
intrinsic/extrinsic scattering centers and/or by Schottky barriers at the contacts [52, 60]. Based on the 
previous discussion, the Schottky barrier is negligible in our device and the low mobility is indicative 
of a high density of scatterers, such as intrinsic defects/traps or charged impurities. Since MoS2 has a 
high surface-to-volume ratio, surface defects have a profound effect on charge transport.  In this context, 
the high density of defects is favorable to the study of the hysteresis. The linear increase of the mobility 
with 𝑉𝑔𝑠, that we have assumed, could be due to increased screening of Coulomb scatterers by an 
increasing carrier density as well as to the mentioned gate-dependent electron injection rate from the 
contacts. For weakly interacting metal contacts on MoS2 layers, the contact resistance is limited by 
tunneling through the van der Waals gap and can be affected by the gate voltage [61]. Indeed, it has 
been demonstrated that the carrier mobility measured in a two terminal-configurations depends on the 
quality of the contacts [62]. 
Figure 3 (a) shows the transfer characteristics in a series of increasing 𝑉𝑔𝑠 loops, and demonstrates that 
wider sweeping range, i.e. increased gate voltage stress, results in a wider hysteresis. This behavior is 
similar to what has been observed for instance on carbon nanotubes (CNTs) [26] or graphene [28] based 
transistors. The dominant mechanism of hysteresis there was identified as charge storage at the SiO2 
top surface below the CNT/graphene channel, through a mechanism involving Si-OH silanol groups 
and water molecules on the SiO2 surface, which can act as electron trap centers [26, 63, 64]. In 
particular, H2O molecules would mediate the transfer of electrons to and from the traps and/or provide 
extra traps by weakening some bonds in the top SiO2 layers.  
In Figure 3 (a), starting from zero, the voltage was swept first in the positive direction and then reversed 
towards negative values (“right-first” loop). For each successive curve the gate voltage range was 
increased by 8 V. Figures 3 (b) and (c), which plot only a part of the loop (the rising and falling branches, 
respectively) show that the negative voltage is more effective in left-shifting the transfer characteristic. 
This is further confirmed by Figures 3 (d)-(f), where the 𝑉𝑔𝑠 loops is reversed (from zero to negative 
and then to positive voltages, i.e. “left-first loop”), which show a more pronounced left-shift on both 
the rising and falling branches. The hysteresis loop remains always confined to negative Vgs, which 
corresponds to an effective trapping/detrapping of positive charge. The trapped charge can be roughly 
estimated from the hysteresis width, 𝑊 = |𝑉𝑔𝑠1(𝐼𝑤) − 𝑉𝑔𝑠2(𝐼𝑤)|, defined as the absolute value of the 
difference between the two 𝑉𝑔𝑠 values corresponding to the current 𝐼𝑤 = 10
−12𝐴 (Figure 3). Such a 
width (up to ~10 V in the wider loop) corresponds to a density of trapped charges nt = W ∙
Cox
|q|
≈  8 ∙
1011 cm−2 (q is the electron charge). A possible source of positive charge are donor-like S mono-
vacancies or more complex defects involving S vacancies, which act as positive trap centers. Indeed, 
an average defect density of ~1013𝑐𝑚−2, dominated by S vacancies, has been measured on exfoliated 
MoS2 monolayer by aberration-corrected scanning transmission electron microscopy [45]. Then, the S 
vacancies alone would be more than enough to accumulate the charge needed to generate the observed 
hysteresis. The mechanism is illustrated by the band diagram of Figure 4, where S vacancies  have been 
located at about 0.25-0.5 eV from the minimum of the conduction band [53, 65]. Being donor-like, 
these S vacancies states are neutral when occupied by electrons and positively charged when 
unoccupied.  
 Figure 3. Transfer characteristics of the MoS2 transistor for the back-gate voltage, 𝑉𝑔𝑠, in loops of 
different amplitudes but with fixed steps (𝛥𝑉𝑔𝑠 =0.1 V). (a) Right-first loop: 𝑉𝑔𝑠 increases from 0 to a 
positive voltage (e.g. 5 V), then is decreased to a negative voltage (e.g. -20 V) and finally increased 
again till 0 V. Branches of the transfer characteristic loops: (b) Rightward sweep (e.g. 𝑉𝑔𝑠: -20 V → 0 
V) and the (c) leftward sweep (e.g. 𝑉𝑔𝑠: 5 V → -20 V). (d) Left-first loop: 𝑉𝑔𝑠 decreases from 0 to a 
negative voltage (e.g. -20V), then is increased to a positive voltage (e.g. 5 V) and finally decreased 
again till 0 V. Branches of the transfer characteristic loops:  (e) Rightward sweep (e.g. 𝑉𝑔𝑠: -20 V → 5 
V) and (f) leftward sweep (𝑉𝑔𝑠: 0 V → -20 V). All measurements are performed in dark, at room 
temperature and atmospheric pressure and with the drain bias 𝑉𝑑𝑠 = 50 𝑚𝑉. 
Their partial filling at 𝑉𝑔𝑠 = 0 𝑉 (Figure 4 (a)) accounts for the normally-on behavior of the MoS2 
transistor. As illustrated in Figure 4 (b) and (c), a positive gate voltage renders these states neutral, while 
a negative 𝑉𝑔𝑠 make them charged with trapped positive charge. The trapping/detrapping process has a 
certain relaxation time, and the charge stored during the negative sweep can remain partially trapped 
during the positive sweep, thus causing a hysteresis. Residual H2O molecules at the MoS2/SiO2 
interface, introduced during the fabrication process or adsorbed by the air-exposed device, can influence 
the charge transfer process by polarization. Figures 4 (d) and (e) show how water molecules can 
facilitate positive charge trapping and detrapping at a S vacancy by alternatively exposing  O2- or H+ 
ions.  
 
Figure 4. Band diagram of the MoS2/SiO2/Si structure (Si is treated as degenerate), at zero (a), positive 
(b) and negative (c) gate bias, showing that a negative Vgs favors the storage of positive charge at the 
MoS2/SiO2 interface. The distribution of donor-like traps has a peak at ~0.25-0.5 eV below the 
conduction band. Electron-filled states are neutral, while unoccupied states above the Fermi level 
(pictured in yellow color) are positively charged. Effect of negative (d) and positive (e) gate voltage on 
polarization of water molecules trapped at the MoS2/SiO2 interface. 
 
To gain further insight in the hysteresis mechanism we studied it under different conditions. Figures 5 
(a) and (b) show a linear dependence of the hysteresis width on 𝑉𝑔𝑠 sweep range and time, which is 
expected due to the increased transfer/trapping time. Figures 5 (c) and (d) show that the hysteresis is 
dramatically affected by environmental conditions such as pressure and temperature, respectively. A 
decreasing pressure decreases the hysteresis and increases the mobility (see right-bottom inset of Figure 
5(c)), confirming the important role of adsorbates and processing residues in enhancing the hysteresis. 
Pumping down till 15 mbar partially removes O2 adsorbates and process contaminants such as carbon 
or resist from the exfoliation or fabrication process. Figure 5 (d) shows a steady growing hysteresis with 
temperature with a step up around room temperature. A smooth growth is observed also in the mobility 
vs. temperature plot (see inset), indicating that Coulomb scattering from trapped charges is dominant in 
the investigated temperature range. Remarkably, the same trend, but with increased hysteresis width, is 
present also when measurements are made under illumination (Figure 5 (e)).  
 Figure 5. Dependence of the hysteresis width W on (a) 𝑉𝑔𝑠 sweep range, (b) sweep time, (c) pressure 
(the top-left and bottom-right insets show two transfer curves at different pressures and the mobility vs 
pressure, respectively), (d) temperature in dark and (e) temperature under illumination (the insets show 
two representative transfer curves at different temperatures and the mobility versus temperature). (f) 
Comparison of transfer characteristics in dark and under 5 𝑚𝑊/𝑐𝑚2 illumination from a white LED 
system. All measurements are performed at drain bias 𝑉𝑑𝑠 = 50 𝑚𝑉. 
 
Light substantially increases the channel conductance (Figure 5 (f)) for photoconductive and 
photogating effects, as we reported in a previous work [23]). Both temperature and light increase the 
availability of thermally or photo-generated minority carriers (holes) in MoS2 and enable additional 
processes of positive charge trapping, which further enhance the hysteresis. We believe that the step 
observed in the temperature dependence is caused by H2O molecules. Water absorption on MoS2 has 
been studied in connection to the degradation of MoS2 lubrication properties in humid environments. It 
has been shown that, although MoS2 is hydrophobic, edges and vacancies can be sensitive locations for 
water molecular adsorption, which has the maximum rate at ordinary room temperatures [66, 67]. 
The two current states at a given gate voltage due to hysteresis can be used as the two logic states of a 
solid-state memory. As a proof of concept, we show that the device can be switched between a high 
(On) and a low (Off) current state by applying a negative (erase) or positive (write) pulse, respectively 
as shown in Figure 6 (a) and (b).  It is important noting the behavior of the low state current on the read 
cycle following the positive 𝑉𝑔𝑠 pulse, in Figure 6 (a). The initial decreasing current (negative current 
transient) is a well-known in current-mode deep level transient spectroscopy (I-DLTS) as a signature 
of hole capture [68-70], which is another confirmation of the  effective positive-charge trapping model 
of hysteresis proposed here. The exponential fittings in figure 6 (a) show hole trapping times with a 
typical time constant of 30 s. With time, the gating effect due to captured holes can take over and invert 
the transient behavior of the current.  
 
 
Figure 6. (a) On/Off current switching of the MoS2 transistor used as memory device. Write and erase 
(set and reset) is achieved with 𝑉𝑔𝑠 pulses of 10 V and -35 V, respectively, while 𝑉𝑔𝑠 = −26 𝑉 is the 
gate voltage for the reading operation. The black curves correspond to the fit of exponential decays 
~𝑒−𝑡 𝜏⁄  from which the trapping time 𝜏 is evaluated. (b) Transfer characteristic of the device used in (a) 
with highlighted reading gate voltage. 
 
The relatively long trapping/detrapping time constant opens the way to exploit pulse-mode 
measurements to obtain hysteresis-free transfer characteristics, which may be used for accurate 
estimation of device parameters like the electron mobility. Indeed, gate voltage pulses of 1 ms width 
and 100 ms periods have been shown to yield quasi hysteresis-free transfer characteristics [71].    
As a final remark, we note that also the dependence of the hysteresis width on the illumination can be 
used for integral light intensity detection. 
 
Conclusions 
We studied hysteresis effects in back-gated MoS2 transistors as a function of electrical stress and various 
environment conditions such as pressure, temperature and light. We concluded that a contribution to 
the hysteresis comes from S vacancies in the MoS2 layer that behave as effective positive-charge trap 
centers. We pointed out that charge transfer from/to such centers is facilitated by the polarization of 
water molecules. We also showed that O2 adsorption or exfoliation residues on MoS2 unpassivated 
surface enhance the hysteresis.  The same effect is caused by temperature and light, which both increase 
the availability of photo- or thermal-generated minority carriers and enable additional trapping 
processes. Finally, we pointed out that the hysteresis can be exploited in memory devices or in 
photodetectors. 
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